AU 3628

Please type a plus sign (+) inside this box ™ +

Based on PTO/SB/21 (05-03)
Approved for use through 04/30/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM

(to be used for all correspondence after initial filing)

Total Number of Pages in This Submission	

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig, et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

Enclosures (Check all that apply)

- ☐ Fee Transmittal Form
  - ☐ Fee Attached
- ☐ Amendment/Reply
  - ☐ After Final
  - ☐ Affidavits/declarations(s)
- ☐ Extension of Time Request
- ☐ Express Abandonment Request
- ☒ Information Disclosure Statement
- ☐ Certified Copy of Priority Documents
- ☐ Response to Missing Parts/ Incomplete Application
  - ☐ Response to Missing Parts under 37 CFR 1.52 or 1.53
- ☐ Assignment Papers (for an application)
- ☐ Drawing(s)
- ☐ Licensing-related Papers
- ☐ Petition
- ☐ Petition to Convert to a Provisional Application
- ☐ Power of Attorney, Revocation Change of Correspondence Address
- ☐ Terminal Disclaimer
- ☐ Request for Refund
- ☐ CD, Number of CD(s)_____
- ☐ After Allowance Communication to Group
- ☐ Appeal Communication to Board of Appeals and Interferences
- ☐ Appeal Communication to Group **(Appeal Notice, Brief, Reply Brief)**
- ☐ Proprietary Information
- ☐ Status Letter
- ☒ Other Enclosures (*Listed below*):
  Postcard
  Form 1449
  115 cited references

Remarks:

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT

Firm *Or* Individual name	Mani Adeli, Reg. No. 39,585 of Stattler Johansen & Adeli LLP
Signature	
Date	May 14, 2004

CERTIFICATE OF TRANSMISSION/MAILING

I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Services as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this date: 5/14/2004

Typed or printed name	Mani Adeli		
Signature		**Date**	May 14, 2004

PATENT
Docket No. SPLX.P0074

CERTIFICATE OF MAILING BY "FIRST CLASS MAIL"

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on May 14, 2004.

Mani Adeli

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the application of:

Steven Teig, et al.

Serial No.: 10/066,095

Filing Date: 1/31/2002

For: METHOD AND APPARATUS FOR IDENTIFYING A SET OF PATHS

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

Pursuant to 37 C.F.R. § 1.97 and § 1.98, applicants submit with this Information Disclosure Statement the attached Form PTO-1449, and copies of the documents listed in the 1449 form for consideration by the Examiner. The Examiner is requested to make these documents of record. Applicants would appreciate the Examiner initialing and returning the Form PTO-1449, indicating that the information has been considered and made of record herein.

This Information Disclosure Statement under 37 C.F.R. § 1.97 is not to be construed as a representation that: (i) a complete search has been made; (ii) additional information material to

the examination of this application does not exist; (iii) the information, protocols, results and the like reported by third parties are accurate or enabling; or (iv) the above information constitutes prior art to the subject invention.

This Information Disclosure Statement is submitted within three months of the application filing date or before the mailing date of a first Office Action on the merits; accordingly, no fee or separate requirements are required.

However, in the unlikely event that the Patent Office determines that additional fees, extension and/or other relief is required, applicant petitions for any required relief including extensions of time and authorizes the Assistant Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to **Deposit Account No. 50-1128** referencing SPLX.P0074. However, the Assistant Commissioner is not authorized to charge the cost of the issue fee to the Deposit Account.

Dated: May 14, 2004

Respectfully submitted,

By: _____

Mani Adeli
Registration No. 39,585

Stattler, Johansen & Adeli LLP
P.O. Box 51860
Palo Alto, CA 94303-0728

Phone No. (650) 752-0990 x102
Fax No. (650) 752-0995

Please type a plus sign (+) inside this box ™ [+]

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

U.S. PATENT APPLICATIONS

Examiner* Initials	Cite No.[1]	U.S. Patent Application Serial Number	U.S. Patent Application Attorney Docket Number	Name of Patentee or Applicant of Cited Document	Date of Filing MM-DD-YYYY	Related Application Data if any
	1.	10/066,060	SPLX.P0072	Steven Teig	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	2.	10/066,160	SPLX.P0073	Steven Teig	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	3.	10/066,047	SPLX.P0078	Steven Teig et al.	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	4.	10/061,641	SPLX.P0079	Steven Teig et al.	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	5.	10/066,094	SPLX.P0080	Steven Teig et al.	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	6.	10/076,121	SPLX.P0081	Steven Teig et al.	02-12-2002	CIP of 10/066,094..
	7.	10/062,995	SPLX.P0105	Steven Teig et al.	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	8.	10/066,102	SPLX.P0106	Steven Teig	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	9.	10/066,187	SPLX.P0133	Steven Teig et al.	01-31-2002	Application filed on the same date, with same specification and drawings, but with different summary and abstract.
	10.	10/286,584	CDN.P0037	Steven Teig	10-31-2002	
	11.	10/335,087	CDN.P0038	Steven Teig et al.	12-31-2002	
	12.	10/335,239	CDN.P0039	Steven Teig et al.	12-31-2002	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ +

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet	2	of	9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

U.S. PATENT APPLICATIONS

	13.	10/335,086	CDN.P0040	Steven Teig et al.	12-31-2002	

FOREIGN PATENT DOCUMENTS

Examiner* Initials	Cite No.[1]	Foreign Patent Document Office[3]	Number[4]	Kind Code (if known)[5]	Date of Publication MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]
	14.	JP	11-296560		10-29-1999	Matsumoto et al.	with English translation of Abstract;	
	15.	JP	2000-082743		03-21-2000	Igarashi et al.	with Japanese Patent Office's English translation of Abstract; and with English translation of the application.	√
	16.	JP	64-15947		01-19-1989	Ouchi	with English translation of Abstract;	
	17.	JP	03-173471		07-26-1991	Tawada et al.	with Japanese Patent Office's English translation of Abstract; and with English translation of the application.	√
	18.	JP	04-000677		01-06-1992	Fujiwara et al.	with English translation of Abstract;	
	19.	JP	05-102305		04-23-1993	Sato	with Japanese Patent Office's English translation of Abstract; and with English translation of the application.	√
	20.	JP	05-243379		09-21-1993	Kubota	with Japanese Patent Office's English translation of Abstract;	√

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ +

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 3 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

FOREIGN PATENT DOCUMENTS

							and with English translation of the application.	
	21.	JP	07-086407		03-31-1995	Miura	with Japanese Patent Office's English translation of Abstract; and with English translation of the application.	√
	22.	JP	09-162279		06-20-1997	Yoshida	with Japanese Patent Office's English translation of Abstract; and with English translation of the application.	√

NON PATENT LITERATURE DOCUMENTS

Examiner* Initials	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[6]
	23.	Chen, H.F. et al., A Faster Algorithm for Rubber-Band Equivalent Transformation for Planar VLSI Layouts, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 2, February 1996, pp. 217-227.	
	24.	Chip Model with Wiring Cost Map, August 1983, IBM Technical Disclosure Bulletin, vol. 26, issu. 3A, pp. 929-933	
	25.	Dayan, T. et al., Layer Assignment for Rubber Band Routing, UCSC-CRI-93-04, January 20, 1993.	
	26.	Dayan, T., Rubber-Band Based Topological Router, A Dissertation, UC Santa Cruz, June 1997.	
	27.	Dood, P. et al. A Two-Dimensional Topological Compactor with Octagonal Geometry, 28th ACM/IEEE Design Automation Conference, pp 727-731, July 1991.	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ [+]

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 4 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

NON PATENT LITERATURE DOCUMENTS

	28.	Fujimura, K. et al, Homotopic Shape Deformation.	
	29.	Hama, T. et al., Curvilinear Detailed Routing Algorithm and its Extension to Wire-Spreading and Wire-Fattening.	
	30.	Hama, T. et al., Topological Routing Path Search Algorithm with Incremental Routability Test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 2, February 1999, pp. 142-150.	
	31.	Kobayashi, K. et al., A New Interactive Analog Layout Methodology based on Rubber-Band Routing, UCSC-CRL-96-12, June 13, 1996.	
	32.	Lim, A. et al, A Fast Algorithm To Test Planar Topological Routability, Technical Report 94-012, pp. 1-16.	
	33.	Lu, Y., Dynamic Constrained Delaunay Triangulation and Application to Multichip Module Layout, A Thesis for Master of Science, UC Santa Cruz, December 1991.	
	34.	Maley, F.M., Testing Homotopic Routability Under Polygonal Wiring Rules, Algorithmica 1996, 15: 1-16.	
	35.	Morton, P. B. et al., An Efficient Sequential Quadratic Programming Formulation of Optimal Wire Spacing for Cross-Talk Noise Avoidance Routing, UCSC-CRL-99-05, March 10, 1999.	
	36.	NN71091316, Use of Relatively Diagonal And Rectangular Wiring Planes n Multilayer Packages, September 1971, IBM Technical Disclosure Bulletin, Vol. No. 14, Issue No. 4, pp. 1316-1317.	
✓	37.	Staepelaere, D. et al., Geometric Transformations for a Rubber-Band Sketch, A Thesis for a Master of Science in Computer Engineering, UCSC, September 1992.	
✓	38.	Staepelaere, D. et al., Surf: A Rubber-Band Routing System for Multichip Modules, pp 18-26, 1993.	
✓	39.	Su, J. et al., Post-Route Optimization for Improved Yield Using Rubber-Band Wiring Model, 1997 International Conference on Computer-Aided Design, pp 700-706, November 1997.	
✓	40.	Wei-Ming Dai, W. et al., Routability of a Rubber-Band Sketch. 28th ACM-IEEE Design Automation Conference, 1991. pp. 45-65.	
✓	41.	Xing, Z. et al., A Minimum Cost Path Search Algorithm Through Tile Obstacles, slide presentation.	
✓	42.	Xing, Z. et al., Shortest Path Search Using Tiles and Piecewise Linear Cost Propagation, IEEE, 2002, pp.145-158.	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ [+]

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 5 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

NON PATENT LITERATURE DOCUMENTS

✓	43.	Xu, A More Efficient Distance Vector Routing Algorithm, UCSC-CRL-96-18, March 1997.	
✓	44.	Yu, M.-F. et al., Fast and Incremental Routability Check of a Topological Routing Using a Cut-Based Encoding, UCSC-CRL-97-07, April 14, 1997.	
✓	45.	Yu, M.-F. et al, Interchangeable Pin Routing with Application to Package Layout, UCSC-CRL-96-10, April 25, 1996.	
✓	46.	Yu, M.-F. et al., Pin Assignment and Routing on a Single-Layer Pin Grid Array, UCSC-CRL-95-15, February 24, 1995.	
✓	47.	Yu, M.-F. et al., Planar Interchangeable 2-Terminal Routing, UCSC-CRL-95-49, October 19, 1995.	
✓	48.	Yu, M.-F. et al., Single-Layer Fanout Routing and Routability Analysis for Ball Grid Arrays, UCSC-CRL-95-18, April 25, 1995.	
✓	49.	Ahuja, R. et al., Faster Algorithms for the Shortest Path Problem, Journal of the Association for Computing Machinery, vol. 37, No. 2, April 1990, pp. 213-223.	
✓	50.	Alexander, M. et al., Performance-Oriented Placement and Routing for field-programmable gate arrays, Proceedings of the European Design Automation Conference, pages 80-85, 1995.	
✓	51.	Alexander, M. et al., Placement and Routing for Performance-Oriented FPGA Layout, VLSI Design, Vol. 7, No. 1, 1998.	
✓	52.	Andou, H. et al.; Automatic Routing Algorithm for VLSI, 22nd Design Automation Conference, 1985, pp. 785-788.	
✓	53.	Bagga, J. et al., Internal, External, and Mixed Visibility Edges of Polygons.	
✓	54.	Berger, B. et al., Nearly Optimal Algorithms and Bounds for Multilayer Channel Routing, Journal of the Association for Computing Machinery, pp. 500-542, March 1995.	
✓	55.	Brady, L. et al., Channel Routing on a 60° Grid, extended abstract, pp.926-931.	
✓	56.	Carothers, K., A Method of Measuring Nets Routability for MCM's General Area Routing Problems, 1999, pp. 186-192.	
✓	57.	Chen, D-S. et al., A Wire-Length Minimization Algorithm for Single-Layer Layouts	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ [+]

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 6 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

NON PATENT LITERATURE DOCUMENTS

✓	58.	Chen et al., Optimal Algorithms for Bubble Sort Based Non-Manhattan Channel Routing, May 1994, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions Volume: 13 Issues, pp. 603-609.	
✓	59.	Chen, H., Routing L-Shaped Channels in Nonslicing-Structure Placement. 24th ACM-IEEE Design Automation Conference, pp. 152-165, 1987.	
✓	60.	Chen, H. et al., Physical Planning of On-Chip Interconnect Architectures, 2002, IEEE, International Conference, pp. 30-35	
✓	61.	Chen, S.-S. et al., A New Approach to the Ball Grid Array Package Routing, IEICE Trans. Fundamentals, Vol. E82-A, No. 11, November, 1999, pp. 2599-2608.	
✓	62.	Cheng, K. et al., Manhattan or Non Manhattan? A Study of Alternative VLSI Routing Architectures, pp 47-52, 2000.	
✓	63.	Cheng, K., Steiner Problem in Octilinear Routing Model, A Thesis submitted for the Degree of Master of Science, National University Singapore, 1995, pp. 1-122.	
✓	64.	Chiang, C. et al., Wirability of Knock-Knee Layouts with 45° Wires, IEEE Transactions on Circuits and Systems, Vol. 38, Issue 6, pp 613-624, June 1991.	
✓	65.	Cong, J. et al., Efficient Heuristics for the Minimum Shortest Path Steiner Arborescence Problem with Applications to VLSI Physical Design, Cadence Design Systems, pp.88-95.	
✓	66.	Cong, J. et al., Multilevel Approach to Full Chip Gridless Routing, 11/2001, IEEE, pp. 396-403.	
✓	67.	Cong, J. et al., Performance Driven Multi-Layer General Routing for PCB/MCM Designs, UCLA Computer Science Department, 1998, pp. 356-361.	
✓	68.	Das, S. et al., Channel Routing in Manhattan-Diagonal Model, 9th International Conference on VLSI Design, January 1996. pp. 43-48.	
✓	69.	Das, S. et al., Routing of L-Shaped Channels, Switchboxes and Staircases in Manhattan-Diagonal Model, pp. 65-70, January 1998.	
✓	70.	Enbody, R. et al., Near-Optimal *n*-Layer Channel Routing, 23rd Design Automation Conference, 1986, pp. 708-714.	
✓	71.	Finch, A.C. et al., A Method for Gridless Routing of Printed Circuit Boards, 22nd Design Automation Conference, 1985 ACM, pp. 509-515.	
✓	72.	Gao, S. et al., Channel Routing of Multiterminal Nets, Journal of the Association for Computing Machinery, Vol. 41, No. 4, July 1994, pp. 791-818.	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ [+]

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 7 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

NON PATENT LITERATURE DOCUMENTS

✓	73.	Gao, T. et al., Minimum Crosstalk Channel Routing, pp. 692-696, 1993 IEEE.	
✓	74.	Gao, T. et al., Minimum Crosstalk Switchbox Routing, pp. 610-615, 1994 ACM	
✓	75.	Gonzalez, T. et al., A Linear Time-Algorithm for Optimal Routing, Journal of the Association for Computing Machinery, vol. 35, No. 4, October 1988, pp.810-831.	
✓	76.	Guibas, L. et al., Optimal Shortest Path Queries in a Simple Polygon, 1987 ACM, pp.50-63.	
✓	77.	Hachtel, G.D. et al., Linear Complexity Algorithms for Hierarchical Routing, 1/89, IEEE pp 64-80	
✓	78.	Hershberger, J., Efficient Breakout Routing in Printed Circuit Boards, Computational Geometry, 1997, ACM, pp. 460-462.	
✓	79.	Hershberger, J., Finding the Visibility Graph of a Simple Polygon in Time Proportional to its Size, Preliminary Version, 1987 ACM, pp. 11-20.	
✓	80.	Hightower, D., A Solution to Line-Routing Problems on the Continuous Plane, Bell Laboratories, Inc., pp. 11-34.	
✓	81.	Iso, N. et al., Efficient Routability Checking for Global Wires in Planar Layouts, IEICE Trans. Fundamentals, Vol.E80-A, No. 10 October 1997, pp. 1878-1882.	
✓	82.	Khoo, K. et al., An Efficient Multilayer MCM Router Based on Four-Via Routing, 30th ACM/IEEE Design Automation Conference, 1993, pp. 590-595.	
✓	83.	Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30th ACM/IEEE Design Automation Conference, 1993, pp. 38-42.	
✓	84.	Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.	
✓	85.	Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.	
✓	86.	Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33rd Design Automation Conference, 1996.	
✓	87.	Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ +

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 8 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

NON PATENT LITERATURE DOCUMENTS

✓	88.	Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.	
✓	89.	Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.	
✓	90.	Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.	
✓	91.	Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990	
✓	92.	Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.	
✓	93.	Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.	
✓	94.	Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp.159-165.	
✓	95.	Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.	
✓	96.	Nestor, J. A New Look at Hardware Maze Routing, Proceedings of the 12th ACM Symposium on Great Lakes Symposium on VLSI, pp 142-147, April 2002.	
✓	97.	Ng, C., A "Gridless" Variable-Width Channel Router for Macro Cell Design, 24th ACM/IEEE Design Automation Conference, 1987, pp. 633-636.	
✓	98.	Olaverri, A.G. et al., On the Minimum Size of Visibility Graphs.	
✓	99.	Overtone, G., EDA Underwriter 2 Finding Space in a Multi-Layer Board, Electronic Engineering, Morgan-Grampian LTD, March 1995, vol. 67, no. 819, pp 29-30.	
✓	100.	Pocchiola, M., Computing the Visibility Graph via Pseudo-Triangulations, 11th Computational Geometry, Vancouver, Canada, 1995 ACM, pp. 248-257.	
✓	101.	Powers, K. et al., The 60° Grid: Routing Channels in Width d/square root 3, VLSI, 1991, Proceedings., First Great Lakes Symposium on Kalamazoo, MI, USA, pp 214-291, March 1991.	
✓	102.	Royle, J. et al., Geometric Compaction in One Dimension for Channel Routing, 24th ACM/IEEE Design Automation Conference, 1987, pp 140-145.	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box ™ [+]

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 9 of 9

Application Number	10/066,095
Filing Date	1/31/2002
First Named Inventor	Steven Teig et al.
Group Art Unit	3628
Examiner Name	Chencinski, S.
Attorney Docket Number	SPLX.P0074

NON PATENT LITERATURE DOCUMENTS

✓	103.	Schiele, W. et al., A Gridless Router for Industrial Design Rule, 27th ACM-IEEE Design Automation Conference, pp. 626-631, 1990.	
✓	104.	Sekiyama, Y. et al., Timing-Oriented Routers for PCB Layout Design of High-Performance Computers, International Conference on Computer Aided Design, pp 332-335, November 1991.	
✓	105.	Soukup, J. et al., Maze Router Without a Grid Map, IEEE, 1992, pp. 382-385.	
✓	106.	Takashima, Y. et al, Routability of FPGAs with Extremal Switch-Block Structures, IEICE Trans. Fundamentals, vol. E81-A, No. 5, May 1998, pp. 850-856.	
✓	107.	Teig, S. The X Architecture: Not your Father's Diagonal Wiring, International Workshop on System Level Interconnect Prediction, pp. 33-37, April 2002.	
✓	108.	Thakur, S. et al., Algorithms for a Switch Module Routing Problem, 1994, pp. 265-270.	
✓	109.	Theune, D. et al., HERO: Hierarchical EMC-constrained routing, 11/1992, IEEE pp 468-472.	
✓	110.	Tollis, I. Techniques for Wiring in Non-Square Grids, pp. 66-69, May 1989.	
✓	111.	Urrutia, J., On the Number of Internal and External Visibility Edges of Polygons, Department of CS, University of Ottawa, ON, Canada, February 11, 1997.	
✓	112.	Wang, D., Novel Routing Schemes for IC Layout, Part I: Two-Layer Channel Routing, 28th ACM/IEEE Automation Conference, 1991, pp.49-53.	
✓	113.	Yan et al., Three-Layer Bubble-Sorting –Based Non-Manhattan Channel Routing, ACM Transactions on Design Automation of Electronic Systems, Vol. 5, No. 3, July 2000, pp.726-734.	
✓	114.	Zhou, H. et al., An Optimal Algorithm for River Routing with Crosstalk Constraints, 1996	
✓	115.	Zhou, H. et al., Optimal River Routing with Crosstalk Constraints, ACM Transactions on Design Automation of Electronic Systems, vol. 3, No. 3, July 1998, pp. 496-514.	

Examiner Signature		Date Considered	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.